|
1.
In Silico modeling of Gene Regulatory Networks In Silico Modeling of Gene Regulatory Networks Contact person: Abhishek Garg, PhD Student, EPFL-IC-LSI Partners: Ioannis Xenarios, Merck-Serono, Geneva, ... 2.
Thermal-Aware Compilation for High-Performance Embedded Architectures The result of this project will enable the temperature-aware (as well as power-aware) compilation as a new optimization level available for the final user. ... 3.
New Flow Control Mechanisms for Parallel Links in On-chip ... When a packet arrives at a switch, if multiple links are used, ... In this project, we will present new flow control strategies that allow efficient use ... and the associated hardware mechanisms in RTL level in SystemC (equivalent of ... 4.
Performance monitoring for professional and recreation sports ... Performance monito... Previous projects. Navigation. Back to Projects main page. Performance monitoring for professional and recreation sports using ... 5.
Design Methodologies and Algorithms for Repeater Insertion in 3-D ... An efficient and, perhaps the most common of these techniques is repeater insertion. The fundamental concept of this technique originates from the telephone ... 6.
Implementing Cost-Effective capacitive DNA Sensors on Glass Substrates Implementing Cost-Effective Capacitive DNA Sensors on Glass Substrates ... In this project, the goal is to develop reliable and cost-efficient methods to ... 7.
Network on Chip Emulation on FPGA N.Genko, D.Atienza, G. De Micheli et al "NoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration" Proc. of ParCo 2005. ... 8.
Lab-on-a-chip Platforms for Cancer Research Lab-on-a-chip example from [3]. Goal: The goal of this research line is to explore lab-on-a-chip platforms that could be used for automating and ... 9.
Implementing Cost-Effective capacitive DNA Sensors on Glass Substrates We are working towards determining the best geometry for capacitive DNA sensors, cost-effective bio-compatible passivation methods, and efficient ... 10.
Dynamic Memory Management for Embedded Systems - Dr. David Atienza Dynamic Memory Management for Embedded Systems - Dr. David Atienza. Partners:. Computer Architecture and Automation Department (DACYA), UCM, Spain; ... |
